C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs.


C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs.

Authors

M.Chupilko.

Edition

EWDTS-2011.

Research Group

Software Engineering

All publications during 2011 All publications