A Method of EFSM Models Extraction from HDL Descriptions:Application to Functional Verification.
The complexity of digital hardware systems steadily grows that bottlenecks their correctness checking, i.e. of functional verification. Automated methods of hardware verification are often based on models that are suitable for test generation and formal property checking. In this paper a new approach for extraction of extended finite state machine models from HDL descriptions is given, and the possibilities of such model usage in verification process are discussed.
The Proceedings of VI All-Russia Science & Technology Conference "Problems of Advanced Micro- and Nanoelectronic Systems Development", Vol. II. P. 113-118.